|
|
| 第4行： |
第4行： |
| | | rowspan="4"|2016/10/31 | | | rowspan="4"|2016/10/31 |
| | |Yang Feng || | | |Yang Feng || |
| − | 1. ran rnng+MN with offline lstm states, but failed, as the actions in oracle and lstm states conflicted.
| + | * ran rnng+MN with offline lstm states, but failed, as the actions in oracle and lstm states conflicted. |
| − | 2. wrote the code to generate lstm states online and ran some experiments. [[http://cslt.riit.tsinghua.edu.cn/mediawiki/images/f/f8/Progress_of_RNNG_with_memory_network.pdf report]]
| + | * wrote the code to generate lstm states online and ran some experiments. [[http://cslt.riit.tsinghua.edu.cn/mediawiki/images/f/f8/Progress_of_RNNG_with_memory_network.pdf report]] |
| − | 3. transferred the code to Shiyue.
| + | * transferred the code to Shiyue. |
| | || | | || |
| − | 1. optimize rnng+MN;
| + | * optimize rnng+MN; |
| − | 2. do the work of sequence-to-sequence generation;
| + | * do the work of sequence-to-sequence generation; |
| − | 3. Huilan work.
| + | * Huilan work. |
| | |- | | |- |
| | |Jiyuan Zhang || | | |Jiyuan Zhang || |
| Date |
People |
Last Week |
This Week
|
| 2016/10/31
|
Yang Feng |
- ran rnng+MN with offline lstm states, but failed, as the actions in oracle and lstm states conflicted.
- wrote the code to generate lstm states online and ran some experiments. [report]
- transferred the code to Shiyue.
|
- optimize rnng+MN;
- do the work of sequence-to-sequence generation;
- Huilan work.
|
| Jiyuan Zhang |
- finished the memory model
- solved the bugs about rythme
- ran memory model to test whether to achieve the expected
- results of model of poor effect OriginalModel memoryModel
- results of model of different memory(The results are almost the same)
|
- improve the memory model
- document
|
| Andi Zhang |
- tried to run the code on gpu but failed, queried on github
|
- make the final time table
- successfully run the code on gpu
- document on Memn2n(if have time)
|
| Shiyue Zhang |
- finished the planned work in time table [1]
- wrote an experiment report [2]
|
|
